Synchronous DRAM MCQ’s

Read Time:1 Minute, 30 Second

This set of Computer Architecture Multiple Choice Questions & Answers (MCQs) focuses on “Synchronous DRAM”.

1. The difference in the address and data connection between DRAM’s and SDRAM’s is _______
a) The usage of more number of pins in SDRAM’s
b) The requirement of more address lines in SDRAM’s
c) The usage of a buffer in SDRAM’s
d) None of the mentioned

2. A _______ is used to restore the contents of the cells.
a) Sense amplifier
b) Refresh counter
c) Restorer
d) None of the mentioned

3. The difference between DRAM’s and SDRAM’s is/are ________
a) The DRAM’s will not use the master slave relationship in data transfer
b) The SDRAM’s make use of clock
c) The SDRAM’s are more power efficient
d) None of the mentioned

4. The mode register is used to _______
a) Select the row or column data transfer mode
b) Select the mode of operation
c) Select mode of storing the data
d) All of the mentioned

5. The time taken to transfer a word of data to or from the memory is called as ______
a) Access time
b) Cycle time
c) Memory latency
d) None of the mentioned

6. The SDRAM performs operation on the _______
a) Rising edge of the clock
b) Falling edge of the clock
c) Middle state of the clock
d) Transition state of the clock

7. In a SDRAM each row is refreshed every 64ms.
a) True
b) False

8. In SDRAM’s buffers are used to store data that is read or written.
a) True
b) False

9. DDR SDRAM’s perform faster data transfer by _______
a) Integrating the hardware
b) Transferring on both edges
c) Improving the clock speeds
d) Increasing the bandwidth

10. To improve the data retrieval rate ____________
a) The memory is divided into two banks
b) The hardware is changed
c) The clock frequency is increased
d) None of the mentioned

Happy
Happy
0 %
Sad
Sad
0 %
Excited
Excited
0 %
Sleepy
Sleepy
0 %
Angry
Angry
0 %
Surprise
Surprise
0 %

Average Rating

5 Star
0%
4 Star
0%
3 Star
0%
2 Star
0%
1 Star
0%

Leave a Reply

Your email address will not be published. Required fields are marked *

Previous post Asynchronous DRAM MCQ’s
Next post Large Memories MCQ’s