Rapid Execution Module, Memory Subsystem, Hyperthreading Technology MCQ’s

Read Time:1 Minute, 23 Second

This set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on “Rapid Execution Module, Memory Subsystem, Hyperthreading Technology”.

1. The AGUs work at a speed of
a) equal to that of processor
b) twice the processor
c) thrice the processor
d) none

2. Pentium 4 consists of
a) 4 ALUs
b) 4 AGUs
c) 2 ALUs and 2 AGUs
d) 4 ALUs and 4 AGUs

3. The units that are primarily used to resolve indirect mode of memory addressing is called
a) ALU
b) AGU
c) ALU and AGU
d) NONE

4. The number of instructions that can be executed per clock cycle by the ALU or AGU is
a) 1
b) 2
c) 3
d) 4

5. The linear address space is mapped into the processors physical address space either directly or through paging by
a) flat memory model
b) segmented memory model
c) flat or segmented memory model
d) none

6. The process in which multiple threads correspond to the tracking of each individual object is known as
a) multiple thread system
b) multi thread parallelism
c) thread level parallelism
d) multi level parallelism

7. The paging mechanism of IA-32 architecture has an extension as
a) page memory extension
b) page size extension
c) page address extension and page size extension
d) page memory extension and page size extension

8. The features of thread in threading process is
a) threads can be bunched together
b) threads are simple and light weight
c) threads are independent
d) all of the mentioned

9. Which of the following is not a type of context switching?
a) time-slice multithreading
b) on chip multiprocessing
c) hyperthreading
d) none

10. The thread level parallelism is a process of
a) saving the context of currently executing process
b) flushing the CPU of the same process
c) loading the context of new next process
d) all of the mentioned

Happy
Happy
0 %
Sad
Sad
0 %
Excited
Excited
0 %
Sleepy
Sleepy
0 %
Angry
Angry
0 %
Surprise
Surprise
0 %

Average Rating

5 Star
0%
4 Star
0%
3 Star
0%
2 Star
0%
1 Star
0%

Leave a Reply

Your email address will not be published. Required fields are marked *

Previous post Netburst Microarchitecture For Pentium4 -2, Instruction Translation Lookaside Buffer (ITLB) and Branch Prediction MCQ’s
Next post Hyperthreading In Pentium MCQ’s